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Abstract—Memory accounts for a considerable portion of the
total power budget and area of digital systems. Furthermore, it
is typically the performance bottleneck of the processing units.
Therefore, it is critical to optimize the memory with respect to
the product of power, area, and delay (PAD). We propose a
hybrid cell assignment method based on multi-sized and dual-
Vth SRAM cells which improves the PAD cost function by 34%
compared to the conventional cell assignment. We also utilize the
sizing of SRAM cells for minimizing the Data Retention Voltage
(DRV), and voltages for the read and write operations in the
SRAM array. Experimental results in a 32nm technology show
that combining the proposed hybrid cell assignment and the cell
sizing methods can lower PAD by up to 41% when compared to
the conventional cell design and assignment.
Index Terms—Data Retention Voltage, DRV, Energy-Efficient,
Low-Power, Memory, Reliability, SRAM.
I. INTRODUCTION
LOW-Power circuits and systems have become increas-ingly popular due to their wide-ranging applications
ranging from implantable devices to spacial electronics and
mobile devices [1]–[6]. One of the most widely-used and
effective techniques to reduce power consumption is to scale
down the power supply voltage [6], [7]. However, conventional
designs may fail to operate successfully at low supply voltages,
therefore it is necessary to develop new design paradigms.
For an SRAM, which consumes a large portion of the energy
budget, several designs at the circuit and higher levels have
been proposed [8]–[13]. In addition, to alleviate short-channel
effects (SCE), emerging FinFET and GAA (gate-all-around)
device structures and analysis models have been proposed for
low voltage operations [14], [15].
For applications in which leakage power reduction is the
main priority, minimizing the Data Retention Voltage (DRV)
is an effective technique to reduce the total leakage power of
the standard SRAM. In [16], authors optimized the DRV by
choosing suitable values for widths of transistors in the SRAM
cell. Another method to decrease the total leakage power is
to utilize transistors with different threshold voltages (Vth).
For example, using a combination of transistors with different
threshold voltages and oxide thicknesses (Tox) is shown to
reduce leakage power consumption by up to 40% [17]. In such
techniques, the only optimization goal is the reduction of the
leakage power, whereas for many applications other important
metrics such as delay, active power, and area should also be
considered.
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In this paper, we present a hybrid SRAM cell assignment
method that optimizes the product of power, area, and delay
(PAD) by assigning multi-sized and dual-Vth SRAM cells in
the SRAM array. We will discuss and compare six different
assignments which have different sizing (normally sized, up-
sized I [version 1], and up-sized II [version 2]) with high and
low threshold voltages across the array. For normally sized
cases, we follow an approach similar to the one discussed
in [16] to optimize the 6T SRAM cell to achieve the lowest
possible DRV subject to a certain noise margin. In an im-
provement over [16], we calculate an optimal point for DRV
by changing both width and length of transistors in the 6T
SRAM cell. We also follow a similar design strategy to find the
minimum supply voltages for read and write operations. Since
these optimization methods will produce different SRAM cell
sizing solutions, we compare them using realistic cache design
scenarios to select the best design for the SRAM array based
on the PAD cost function.
II. HYBRID SRAM CELL ASSIGNMENT
SRAM cells which are placed farther from the word-line
drivers have larger delays as the wordline signal takes longer to
reach those cells [17]. This is depicted in Fig. 1. For an SRAM
design with a large number of cells in a row, the contribution
of wordline wire delay in the overall delay will be significant
[4], [18]. For example, for an SRAM with 256 cells per row,
operating at 500mV supply voltage in a 32nm technology node
[19], the wordline delay is about 35% of total cell read delay1.
Since the delay of worst case cell will determine the overall
1delay of wordline and intrinsic delay of an SRAM cell.
Row 
decoder
Row 
Address
WLs
Buffers 
& 
switches
CLK/EN
Timing and 
Control Signals Write Drivers
Sense-Amp & Latches
Inputs
Outputs
wr_en
read_en
CLK
precharge
Latch_en & sense_en
SRAM Array
Slowest cell in 
the array
Slowest cell 
in this row
fastest cell in 
the array
Decoder en
 
Fig. 1: Illustration of dependency of the cell placement on the cell
read delay.
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Fig. 2: PAD cost function versus the number of up-sized SRAM cells
in a row of SRAM array. Each graph corresponds to an up-sizing
factor, x (×W ), ranging from 0.05 to 0.5 with a step of 0.05.
delay of the SRAM, we need to reduce this worst case delay.
In the following, we present our multi-sized and multi-Vth
SRAM cell assignment technique to find the optimal point for
the PAD product of the SRAM array.
A. Multi-Sized Cell Assignment
Upsizing helps to reduce the read/write operation delays
for an SRAM cell. However considering its area and power
overheads, we utilize a cost function based on PAD product
to account for those overheads. The main task is to find the
number of cells that should be sized up to achieve the optimal
PAD value for the SRAM array.
Consider a row in the SRAM array with N total number of
cells. Our design strategy is to up-size transistors of the last n
SRAM cells in the row to make cell read delay of the N th cell
less than or equal to the read delay of the cell located in the
(N−n)th place. Layout of the up-sized cells are designed such
that their height remains the same as normally sized SRAM
cells. For this purpose, width of layout of the up-sized cells
are increased by x. Eqs. 1-2 express the delay of (N − n)th
and N th cells. In these equations, delay of the wordline wire
is also considered, and wordline is modeled as a distributed
RC circuit. We formulate the delay difference between the last
cell in a row and the (N − n)th cell as Ddiff in Eq. 3. In
our design, we try to minimize the absolute value of Ddiff ,
keeping in mind that Ddiff cannot be positive, because the
N th cell should not be the critical cell with the highest delay.
Note that in Eqs. 1-3, d1 stands for the intrinsic delay of the
normally sized SRAM cell, and d2 is the intrinsic delay of an
up-sized version of the cell. Also, K is a technology-dependent
constant. W and H are the width and the height of layout of
a regular sized 6T SRAM cell, respectively.
DelayN−n = K((N − n)W )2 + d1 (1)
DelayN = K(NW + nx)2 + d2 (2)
Ddiff = Delay
N −DelayN−n =
(d2 − d1) +K(n2x2 + 2nNWx+ (2nN − n2)W 2) (3)
The goal of our design is to find the best number of cells that
would be up-sized (n), and their up-sizing factor x. To take
the three important factors of SRAMs into account, we used
multiplication of power, delay, and area as our optimization
cost function Eq. 4, which is expanded as a function of the
SRAM array parameters in Eq. 5. Fig. 2 illustrates an example
PAD function, as a function of n for different x values. Note
that the portion of curves corresponding to negative values for
n are also shown to depict the overall trend of PAD versus n.
CostPAD = Power ∗Area ∗Delay (4)
CostPAD = F (W,H,N, n, x) =
p× (NWH + nxH)(K((N − n)W )2 + d1) =
p×KW 2xHn3 + p× (−2NKW 2xH +KW 2NWH)n2+
p× (xHKW 2N2 + xHd1 −NWH ×KW 2 × 2N)n+
p× (NWH ×KW 2 ×N2 +NWH × d1)
(5)
p =
1
2
Cload
V 2DD
Tcycle
α+ pleakage (6)
By having W = 0.80µm, H = 0.32µm, K = 0.0014, N =
256, and at VDD = 0.5V , the PAD cost function will be as
shown in Fig. 3. As seen in this figure, if we are allowed
to use three sizing versions for the SRAM cells (including
the normally sized), the improvement on the cost function is
much larger. For this case, the improvement is 14% over the
conventional one-sized cell assignment, and for the case of
using only two sizing versions, the improvement is 7%.
B. Multi-Vth Cell Assignment
In this subsection, we extend the procedure in the previous
subsection to multi-Vth cell assigment using a predictive Bulk-
CMOS 32nm Low-Power (LP) and 32nm High-Performance
(HP) technologies [19]. It is well-known that each additional
threshold voltage needs one more mask layer in the fabrication
process, which increases the cost and reduces the yield [20].
Therefore, it is common to limit the multi-Vth cell libraries
 
Fig. 3: Normalized PAD for different sizing choices; in this example,
advantage of using three sizing versions over two is clearly seen.
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Fig. 4: Four different cell assignments in the SRAM array correspond-
ing to the following triplets defined in Section II-C; (a) (1H ,0,0), (b)
(1H ,2H ,0), (c) (1H ,2L,0), (d) (1H ,2H ,3L).
to dual-Vth, i.e., high-Vth and low-Vth transistors. Dual-Vth
assignment is a well-known optimization technique, e.g., a
dual-Vth, dual-Tox solution was proposed in [17] to reduce
the overall leakage power consumption. However, in this
paper, we incorporate dual-Vth assignment to our multi-sizing
algorithm, discussed in the previous section, to minimize the
PAD product. For the simplicity of the fabrication process, we
assume all the transistors in an SRAM cell are chosen to have
the same threshold voltage, i.e., either low-Vth or high-Vth.
C. Multi-Sized Dual-Vth Cell Assignment
Considering both multi-sized and dual-Vth assignments, we
develop a hybrid cell assignment in the SRAM array. The
following six different cell assignments are considered. Fig. 4
shows four of these cases.
1. All cells are high-Vth and normally sized.
2. All cells are high-Vth, among which N -n cells are normally
sized, and the rest (n cells) are up-sized I [version 1].
3. All cells are high-Vth, among which N -n1-n2 cells are
normally sized, n1 cells are up-sized I [version 1], and the
rest of the cells are up-sized II [version 2].
4. All cells are normally sized, among which N -n cells are
high-Vth, and the rest of them are low-Vth.
5. N -n cells are high-Vth and they are normally sized. The
rest of the cells are low-Vth and are up-sized I [version 1].
6. N -n1-n2 cells are high-Vth and they are normally sized, n1
cells are low-Vth and are up-sized I [version 1], and the rest
of them are low-Vth and are up-sized II [version 2].
Each design of different configuration is represented by a
triplet (pa,qb,rc) where the first entry, p, corresponds to the
first (N -n1-n2) cells in the SRAM array; the second entry,
q, corresponds to the next (n1) cells, and the third entry, r,
corresponds to the last (n2) cells. Each entry is either zero,
one, two or three, if the corresponding cells are not used,
are normally sized, are up-sized I (up-sized by x1 amount),
and are up-sized II (up-sized by x2 amount), respectively. The
subscript corresponds to low-Vth or high-Vth by having a letter
Algorithm 1: Hybrid SRAM Cell Assignment
Input: N : Number of cells in a row,
V: Set of allowed threshold voltages,
#Sizes: Number of allowed size versions,
T : Technology
Output: Best cell assignment
// Initializing parameters:
1 Set VDD , length and width of transistors, H (height) and W
(width) of SRAM cell’s layout;
// Extracting intrinsic delay for normally
sized cell (d1):
2 resp = system(hspice -i input.sp -o input);
3 d1 = Extract delay(input.mt0);
// Performing cell assignment:
4 left pointer = 1;
5 for iterator i in range(#Sizes− 1) do
6 for up-sizing factor x ∈ [0:0.05:1]×W and Vth ∈ V do
7 Find n, optimum number of right most cells to be
up-sized, and their best Vth assignments;
8 Save the best cell assignment up to now;
9 left pointer = N − n+ 1;
10 N = n;
11 return The best obtained cell assignment;
L or H , respectively. For example, (1H ,0,0) corresponds to
the original configuration where all N cells are normally-
sized and with high-Vth, and (1H ,2H ,3L) corresponds to a
configuration with (N -n1-n2) first cells with nominal sizing
and high-Vth, up-sized I for the next n1 cells with high-Vth,
and the last n2 cells with up-sized II and low-Vth. It is clear
that a configuration with (0,0,0) does not exist.
Algorithm 1 shows the pseudocode of our hybrid cell
assignment approach. After initializing some parameters in
line 1, intrinsic delay of a normally sized SRAM cell with
high-Vth is extracted in lines 2-3. The best cell assignment
for a row in the SRAM array is then found in lines 4-10.
More specifically, in the for loop shown in lines 6-7, the
best threshold voltages together with the best sizing for 1th to
N th cells are found. At the end of this for loop, number of
right most cells (n) that should be up-sized and their threshold
voltages are found. In the next iteration, this loop is run on
the N -n+1th cell to the N th cell, and the length of the row is
set to n. The procedure repeats #Sizes times, and finds the
final cell assignment for the entire row. This cell assignment
will be used for other rows as well.
Tables I-II show the set of configurations along with their
improvements on the overall PAD cost function compared with
the conventional cell assignment. As seen in Table I, having
N=256, if we are allowed to use three sizing versions for
the SRAM cells in an array with N -n1-n2=68 regular sized
cells , n1=70 up-sized I with high-Vth cells and n2=118 up-
sized II cells with low-Vth cells, the improvement on the
cost function is much higher. For this case, the improvement
is 34% over the conventional one-size high-Vth assignment,
and for the case of using only two sizing versions for the
SRAM cells, the improvement is 16%. By considering a 10%
variation in the threshold voltage and sizes of cells (modeling
the process variation), the 34% improvement for (1H ,2H ,3L)
cell assignment will be decreased to 10%.
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TABLE I: Amounts of reduction in PAD cost function for different
cell assignments in 32nm technology.
Cell Assignment Cell Counts Cost Reduction(%)
(1H , 0 , 0 ) (256, 0, 0) -
(1H , 2H , 0 ) (121, 135, 0) 7
(1H , 2H , 3H ) (70, 74, 112) 14
(1H , 1L, 0 ) (124, 132, 0) 4
(1H , 2L, 0 ) (119, 137, 0) 16
(1H , 2H , 3L) (68, 70, 118) 34
TABLE II: Amounts of reduction in PAD cost function for different
cell assignments in 90nm technology.
Cell Assignment Cell Counts Cost Reduction(%)
(1H , 0 , 0 ) (256, 0, 0) -
(1H , 2H , 0 ) (228, 28, 0) 6
(1H , 2H , 3H ) (189, 65, 2) 12
(1H , 1L, 0 ) (150, 106, 0) 27
(1H , 2L, 0 ) (145, 111, 0) 28
(1H , 2H , 3L) (13, 147, 96) 40
Please note that in the case of driving SRAM cells from
two sides of the SRAM array, we can use the above opti-
mization/design procedure for N ′=N/2 to find the best cell
assignment for the first half of the array. The other half will
be the mirror of the first one. Note that in this case, some
portions (i.e., the cells in the middle) of the SRAM array will
end up with higher size and/or lower threshold voltages.
Our hybrid SRAM cell assignment algorithm is applicable
to various devices and technologies including standard Bulk-
CMOS, FinFET, and FDSOI. However, the optimal cell assign-
ment depends on the device type and technology node. More
precisely, the number of upsized cells or cells with higher
threshold voltage values may be different for FinFETs and
FDSOIs, and different in 32nm technology when compared to
14nm technology. This also means that the PAD improvement
varies from one technology node or device type to another.
D. Reliable SRAM Cell Design
In [16], authors have formulated the DRV of a 6T SRAM
cell based on sizes of transistors and some technology param-
eters for a 0.13µm industrial technology. Using this formula,
the DRV value for a predictive 32nm Bulk-CMOS technology
(PTM) [19] is calculated as 11mV, which is smaller than the
thermal noise (26mV). Using 26mV as a starting voltage and
considering the variation on the threshold voltage, the final
DRV after adding a 100mV guard band voltage to account
for larger memories will be 194mV. Fig. 5 shows the Hold
Static Noise Margin (HSNM) for joint sweeping of NMOS and
PMOS transistors’ width and length values. The best design
has the SNM value of 59mV, that we shall set as a minimum
required SNM for designing other SRAM cells. By following
the similar design methodologies for minimizing the supply
voltages for read and write operations, new designs (sizes of
transistors) will be achieved. In Section III, we provide the
results for these design methodologies.
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Fig. 6: Conventional 6T SRAM cell, (a) transistor-level schematic,
(b) layout, showing the name of transistors that are used in this paper.
The layout is for DRV-based sizing mentioned in Table III.
III. SIMULATION RESULTS
We designed and optimized 6T SRAM cell for three dif-
ferent approaches (DRV-based, read-based, and write-based
sizing). Table III shows the final values for sizes of transistors
for each of these methods. We also considered the conventional
cell sizing method. To compare these four cell sizing methods
in a real set-up, we designed four 32kb SRAMs (each with
a single block), in each of them the base cell is chosen from
one of the four mentioned cell sizing methods. We applied
our best hybrid cell assignment technique to all of these four
memories. PAD product cost function was used to compare
different designs. Fig. 7a shows PAD for running couple of
benchmarks with small idle times (hot caches), and Fig. 7b
depicts the results for benchmarks with large idle times (cold
caches). All benchmarks are from SPEC CPU2000 [21]. We
used CACTI for extracting these results. Also, Hspice 2016
and Matlab 2016 are used for SRAM characterizations. As
seen, write-based method with hybrid cell assignment works
better for hot caches and shows about 41% improvements
on the cost function over the conventional sizing for applu
benchmark. For cold caches, the DRV-based method is better
which shows 32% improvement over the conventional sizing in
sixtrack benchmark. Thus, our recommendation is to use write-
based method for hot caches such as L1 instruction cache, and
DRV-based for cold caches such as L2 cache, and apply our
hybrid cell assignment to all of these caches.
IV. CONCLUSIONS
In this paper, we proposed a hybrid cell assignment for
SRAM, which is based on using multi-sized dual-Vth transis-
tors in the SRAM array. In addition, a DRV-based optimization
design method for cell sizing is presented. In this method,
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEF (DOI: 10.1109/TCSII.2019.2896794) 5
TABLE III: Values for widths and lengths of transistors in opti-
mization for hold (DRV), read, and write operations (the values are
multiples of Lmin in the used technology).
Design Method DRV-based Read-based Write-based
technology 32nm 90nm 32nm 90nm 32nm 90nm
W M1/M2 4.5 2.0 3.5 3.0 3.5 3.5
W M3/M4 2.5 2.5 4.0 2.5 2.0 2.0
W M5/M6 2.5 1.5 3.0 1.5 5.0 3.0
L M1/M2 2.0 3.0 1.5 3.0 1.5 1.5
L M3/M4 3.0 3.0 3.5 2.0 4.0 2.0
L M5/M6 1.0 2.0 3.0 4.0 1.0 2.0
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Fig. 7: Comparing PAD product cost function for different bench-
marks in four design methods, benchmarks with (a) small idle times
(hot caches), and (b) large idle times (cold caches).
width and length of transistors in the 6T SRAM cell are
optimized to achieve the smallest DRV subject to a minimum
noise margin. Using this method for optimizing read and
write operations, two new designs are obtained. Simulation
results for SPEC CPU2000 benchmarks confirmed significant
reduction in PAD cost function for both hot caches such as
L1 and cold caches such as L2 caches.
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